

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG/Memory	3 ~ 5
CPU-Power/GND	6.7
DDR4 U-DIMM	8 ~ 11
PCH-LPC/SPI/SMBUS/MISC	12
PCH-Clock/Audio/DISPLAY	13
PCH-DMI/PCIE/USB/SATA	14
PCH-GPIO/RSVD	15
PCH POWER/GND/Strap	16 ~ 18
PCIE-SLOT(X16 & X1)	19~20
SATA	21
M.2_1/M.2_WIFI	22~23
VBAT/SIO5687	24~26
FAN (CPU/Pump/Syatem)/NCT3933	27~28
AUDIO ALC892	29~30
LAN i219	31
HDMI/DVI/VGA	32~34
USB POWER	35
USB2.0/3.0	36~41
ACPI	43
BIOS ROM	44
CPUPower-VCORE/VGT/SA/IO/VCCST	45~51
DDR/PCH POWER	52~54
PWR-Sequence	55
ATX Connector/F_Panel	56
MCU/JRGB/JRAINBOW/EZ Debug LED	57~59
Manual Parts	60
SMBUS/GPIO/Power MAP/Power Sequence	61~64
History	65

MS-7C89

CML Platform

ATX
Ver: 1.1

CPU:

Comet lake S 65W

Onboard Chip:

HD Audio Codec : ALC892

LAN : INTEL I219

SIO : NTC5887

Flash ROM: SPI 128 MB X1

Main Memory:

*DDRIV (2666MHz) * 2*

PWM:

IMVP8 -RT3607BC

ACPI:

LDO

Expansion Slots:

*PCI Express (X16) Slot * 1*

*PCI Express (X1) Slot * 1*

*M.2 Slot * 1*

*Intel WIFI * 1*

System Chipset:

H410 PCH_V

VGA Output:

HDMI Port

DVI Port

VGA Port

Other:

*SATA3.0 *4*

*PS2 * 1*

*REAL USB3.1 *2*

REAL USB2.0 LAN_USB

*FRONT USB3.1 *2*

*FRONT USB2.0 *4*

MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size Custom	Document Description Cover Sheet	Rev 1.1
Date: Tuesday, August 25, 2020	Sheet 1 of 65	

MS-7C86 Block Diagram

Intel Comet Lake-S 10+2
LGA1200
65W

PCH V H410

Intel I219 (PCIE4)

M2_1 (PCIE5-8)

M2_2 INTEL3168 (PCIE 11)

PCIE X1 (PCIE 12)

SATA#1/2

SATA#3/4

HD AUDIO Realtek AL892

SPI ROM 128MB

JSP11 (TPM1)

SIO NCT5887

USB 2.0

USB 3.2

PS2_USB

LAN_USB1

USB1

USB2

JUSB1

JUSB2

MCU

WIFI

GL850 HUB

PCIE X16 Slot *1

HDMI(portB)

DVI(portC)

VGA (port D/DP to VGA)

DDR4 2666

UDIMM Channel A DDR4 DIMM1

UDIMM Channel B DDR4 DIMM2

DMI

SPI I/F

LPC BUS

Slot :

- M2_1(PCIE/SATA1) (22*80)
- PCI_E1 X16 (CPU)
- M2_2 INTEL 3168
- PCI_E1 X1 (PCH)


MSI

MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom Document Description **Block Diagram** Rev 1.1

Date: Tuesday, August 25, 2020 Sheet 2 of 65



MS-7C86 Block Diagram

The block diagram illustrates the architecture of the MS-7C86 motherboard. At the top center is the **Intel Comet Lake-S 10+2** processor (LGA1200, 65W). It connects to a **PCIE X16 Slot *1** via **PCIE Gen 3.0**. Below the processor is a port block containing **HDMI(portB)**, **DVI(portC)**, and **VGA (port D/DP to VGA)**. To the right, it connects to **UDIMM Channel A DDR4 DIMM1** and **UDIMM Channel B DDR4 DIMM2** via **DDR4 2666**. A **DMI** connection links the processor to the **PCH V H410** (Platform Controller Hub) below it. The PCH connects to an **INTEL I219 (PCIE4)** via **PCIE Gen 3.0**. It also manages multiple **PCIE Gen 3.0** connections to **M2_1 (PCIE5-8)**, **M2_2 INTEL3168 (PCIE 11)**, and **PCIE X1 (PCIE 12)**. For storage, it provides **SATA III** connections to **SATA#1/2** and **SATA#3/4**, and **HD AUDIO I/F** to **HD AUDIO Realtek AL892**. A **SPI I/F** connects the PCH to **SPI ROM 128MB** and **JSP11 (TPM1)**. An **LPC BUS** connects the PCH to the **SIO NCT5887** Super I/O chip. The PCH also manages a complex USB system: **USB 2.0** ports (Rear and Front) connect to a series of **USB2 HUB** blocks (HUB1-HUB4, Port1-Port10) and **MCU**, **WIFI**, and **GL850 HUB** components. **USB 3.2** ports (Rear and Front) connect to **USB3.2 Port** blocks (Port1-Port4). A legend on the left lists the M2 slots: **M2_1(PCIE/SATA1) (22*80)**, **PCI_E1 X16 (CPU)**, **M2_2 INTEL 3168**, and **PCI_E1 X1 (PCH)**. The MSI logo is in the bottom right corner.

Slot :

M2_1(PCIE/SATA1) (22*80)

PCI_E1 X16 (CPU)

M2_2 INTEL 3168

PCI_E1 X1 (PCH)

MSI

MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom Document Description Block Diagram Rev 1.1

Date: Tuesday, August 25, 2020 Sheet 2 of 65

MS-7C86 Block Diagram

Intel Comet Lake-S 10+2
LGA1200 65W

PCH V H410

Intel I219 (PCIE4)

M2_1 (PCIE5-8)

M2_2 INTEL3168 (PCIE 11)

PCIE X1 (PCIE 12)

SATA#1/2

SATA#3/4

HD AUDIO Realtek AL892

SPI ROM 128MB

JSP11 (TPM1)

SIO NCT5887

PCIE X16 Slot *1

HDMI(portB)

DVI(portC)

VGA (port D/DP to VGA)

DDR4 2666

UDIMM Channel A DDR4 DIMM1

UDIMM Channel B DDR4 DIMM2

USB 2.0

USB 3.2

PS2_USB

LAN_USB1

USB1

USB2

JUSB1

JUSB2

MCU

WIFI

GL850 HUB

Slot :

- M2_1(PCIE/SATA1) (22*80)
- PCI_E1 X16 (CPU)
- M2_2 INTEL 3168
- PCI_E1 X1 (PCH)

MSI

MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom Document Description **Block Diagram** Rev 1.1

Date: Tuesday, August 25, 2020 Sheet 2 of 65

[illegible][illegible]

MS-7C86 Block Diagram

The block diagram illustrates the architecture of the MS-7C86 motherboard. At the top center is the **Intel Comet Lake-S 10+2** processor (LGA1200, 65W). It connects via **PCIE Gen 3.0** to a **PCIE X16 Slot *1**. For display, it supports **HDMI(portB)**, **DVI(portC)**, and **VGA (port D/DP to VGA)**. Memory is connected through two channels: **UDIMM Channel A (DDR4 DIMM1)** and **UDIMM Channel B (DDR4 DIMM2)**, both using **DDR4 2666** modules. The processor is linked to the **PCH V H410** via a **DMI** interface. The PCH manages various I/O and storage functions. It connects to **INTEL I219 (PCIE4)** for network. Storage is handled via **PCIE Gen 3.0** to **M2_1 (PCIE5-8)**, **M2_2 INTEL3168 (PCIE 11)**, and **PCIE X1 (PCIE 12)**, and via **SATA III** to **SATA#1/2** and **SATA#3/4**. Audio is managed by **HD AUDIO I/F** connected to **HD AUDIO Realtek AL892**. The PCH also interfaces with **SPI ROM 128MB** and **JSP11 (TPM1)** via **SPI I/F**. A **SIO NCT5887** is connected via **LPC BUS**. The PCH provides multiple USB ports: **USB 2.0** (Rear and Front), **USB 3.2** (Rear and Front), and **USB3.2** ports. It also manages **PS2 USB**, **LAN_USB1**, **USB1**, **USB2** ports, **USB2 HUB4**, **USB2 HUB3**, **USB2 HUB2**, **USB2 HUB1**, **GL850 HUB**, **JUSB1**, **JUSB2**, **MCU**, **WIFI**, and **GL850 HUB**. A legend on the left identifies the components: **M2_1(PCIE/SATA1) (22*80)**, **PCI_E1 X16 (CPU)**, **M2_2 INTEL 3168**, and **PCI_E1 X1 (PCH)**. The MSI logo is in the bottom right corner.

Slot :

M2_1(PCIE/SATA1) (22*80)

PCI_E1 X16 (CPU)

M2_2 INTEL 3168


PCI_E1 X1 (PCH)

MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom Document Description Block Diagram Rev 1.1



Date: Tuesday, August 25, 2020 Sheet 2 of 65

[illegible]



MS-7C86 Block Diagram






The block diagram illustrates the architecture of the MS-7C86 motherboard. At the top center is the **Intel Comet Lake-S 10+2** processor (LGA1200, 65W). It connects to **UDIMM Channel A** (DDR4 DIMM1) and **UDIMM Channel B** (DDR4 DIMM2) via **DDR4 2666** memory. The processor is connected to a **PCIE X16 Slot *1** and a port block containing **HDMI(portB)**, **DVI(portC)**, and **VGA (port D/DP to VGA)** via **PCIE Gen 3.0**. The processor connects to the **PCH V H410** (Platform Controller Hub) via **DMI**. The PCH connects to the processor via **PCIE Gen 3.0**. The PCH connects to **INTEL I219 (PCIE4)** via **PCIE Gen 3.0**. The PCH connects to **M2_1 (PCIE5-8)**, **M2_2 INTEL3168 (PCIE 11)**, and **PCIE X1 (PCIE 12)** via **PCIE Gen 3.0**. The PCH connects to **SATA#1/2** and **SATA#3/4** via **SATA III**. The PCH connects to **HD AUDIO Realtek AL892** via **HD AUDIO I/F**. The PCH connects to **SPI ROM 128MB** and **JSP11 (TPM1)** via **SPI I/F**. The PCH connects to the **SIO NCT5887** (Super I/O) via **LPC BUS**. The PCH connects to a large **USB 2.0** and **USB 3.2** port block via **USB 2.0** and **USB 3.2**. The USB 2.0 port block contains **USB2 Port1** through **USB2 Port10**, **USB2 Port2** through **USB2 Port4**, **USB2 Port5** through **USB2 Port7**, **USB2 Port8** through **USB2 Port9**, **USB2 Port10**, **USB2 HUB1** through **USB2 HUB4**, **LAN_USB1**, **WIFI**, **MCU**, and **GL850 HUB**. The USB 3.2 port block contains **USB3.2 Port1** through **USB3.2 Port4**. The PCH connects to a **PS2_USB** port block via **PS2_USB**. The PCH connects to a **LAN_USB1** port block via **LAN_USB1**. The PCH connects to a **WIFI** port block via **WIFI**. The PCH connects to a **MCU** port block via **MCU**. The PCH connects to a **GL850 HUB** port block via **GL850 HUB**. The PCH connects to a **JUSB1** port block via **JUSB1**. The PCH connects to a **JUSB2** port block via **JUSB2**. The PCH connects to a **USB1** port block via **USB1**. The PCH connects to a **USB2** port block via **USB2**. The PCH connects to a **USB3.2** port block via **USB3.2**. The PCH connects to a **USB4** port block via **USB4**. The PCH connects to a **USB5** port block via **USB5**. The PCH connects to a **USB6** port block via **USB6**. The PCH connects to a **USB7** port block via **USB7**. The PCH connects to a **USB8** port block via **USB8**. The PCH connects to a **USB9** port block via **USB9**. The PCH connects to a **USB10** port block via **USB10**. The PCH connects to a **USB11** port block via **USB11**. The PCH connects to a **USB12** port block via **USB12**. The PCH connects to a **USB13** port block via **USB13**. The PCH connects to a **USB14** port block via **USB14**. The PCH connects to a **USB15** port block via **USB15**. The PCH connects to a **USB16** port block via **USB16**. The PCH connects to a **USB17** port block via **USB17**. The PCH connects to a **USB18** port block via **USB18**. The PCH connects to a **USB19** port block via **USB19**. The PCH connects to a **USB20** port block via **USB20**. The PCH connects to a **USB21** port block via **USB21**. The PCH connects to a **USB22** port block via **USB22**. The PCH connects to a **USB23** port block via **USB23**. The PCH connects to a **USB24** port block via **USB24**. The PCH connects to a **USB25** port block via **USB25**. The PCH connects to a **USB26** port block via **USB26**. The PCH connects to a **USB27** port block via **USB27**. The PCH connects to a **USB28** port block via **USB28**. The PCH connects to a **USB29** port block via **USB29**. The PCH connects to a **USB30** port block via **USB30**. The PCH connects to a **USB31** port block via **USB31**. The PCH connects to a **USB32** port block via **USB32**. The PCH connects to a **USB33** port block via **USB33**. The PCH connects to a **USB34** port block via **USB34**. The PCH connects to a **USB35** port block via **USB35**. The PCH connects to a **USB36** port block via **USB36**. The PCH connects to a **USB37** port block via **USB37**. The PCH connects to a **USB38** port block via **USB38**. The PCH connects to a **USB39** port block via **USB39**. The PCH connects to a **USB40** port block via **USB40**. The PCH connects to a **USB41** port block via **USB41**. The PCH connects to a **USB42** port block via **USB42**. The PCH connects to a **USB43** port block via **USB43**. The PCH connects to a **USB44** port block via **USB44**. The PCH connects to a **USB45** port block via **USB45**. The PCH connects to a **USB46** port block via **USB46**. The PCH connects to a **USB47** port block via **USB47**. The PCH connects to a **USB48** port block via **USB48**. The PCH connects to a **USB49** port block via **USB49**. The PCH connects to a **USB50** port block via **USB50**. The PCH connects to a **USB51** port block via **USB51**. The PCH connects to a **USB52** port block via **USB52**. The PCH connects to a **USB53** port block via **USB53**. The PCH connects to a **USB54** port block via **USB54**. The PCH connects to a **USB55** port block via **USB55**. The PCH connects to a **USB56** port block via **USB56**. The PCH connects to a **USB57** port block via **USB57**. The PCH connects to a **USB58** port block via **USB58**. The PCH connects to a **USB59** port block via **USB59**. The PCH connects to a **USB60** port block via **USB60**. The PCH connects to a **USB61** port block via **USB61**. The PCH connects to a **USB62** port block via **USB62**. The PCH connects to a **USB63** port block via **USB63**. The PCH connects to a **USB64** port block via **USB64**. The PCH connects to a **USB65** port block via **USB65**. The PCH connects to a **USB66** port block via **USB66**. The PCH connects to a **USB67** port block via **USB67**. The PCH connects to a **USB68** port block via **USB68**. The PCH connects to a **USB69** port block via **USB69**. The PCH connects to a **USB70** port block via **USB70**. The PCH connects to a **USB71** port block via **USB71**. The PCH connects to a **USB72** port block via **USB72**. The PCH connects to a **USB73** port block via **USB73**. The PCH connects to a **USB74** port block via **USB74**. The PCH connects to a **USB75** port block via **USB75**. The PCH connects to a **USB76** port block via **USB76**. The PCH connects to a **USB77** port block via **USB77**. The PCH connects to a **USB78** port block via **USB78**. The PCH connects to a **USB79** port block via **USB79**. The PCH connects to a **USB80** port block via **USB80**. The PCH connects to a **USB81** port block via **USB81**. The PCH connects to a **USB82** port block via **USB82**. The PCH connects to a **USB83** port block via **USB83**. The PCH connects to a **USB84** port block via **USB84**. The PCH connects to a **USB85** port block via **USB85**. The PCH connects to a **USB86** port block via **USB86**. The PCH connects to a **USB87** port block via **USB87**. The PCH connects to a **USB88** port block via **USB88**. The PCH connects to a **USB89** port block via **USB89**. The PCH connects to a **USB90** port block via **USB90**. The PCH connects to a **USB91** port block via **USB91**. The PCH connects to a **USB92** port block via **USB92**. The PCH connects to a **USB93** port block via **USB93**. The PCH connects to a **USB94** port block via **USB94**. The PCH connects to a **USB95** port block via **USB95**. The PCH connects to a **USB96** port block via **USB96**. The PCH connects to a **USB97** port block via **USB97**. The PCH connects to a **USB98** port block via **USB98**. The PCH connects to a **USB99** port block via **USB99**. The PCH connects to a **USB100** port block via **USB100**. The PCH connects to a **USB101** port block via **USB101**. The PCH connects to a **USB102** port block via **USB102**. The PCH connects to a **USB103** port block via **USB103**. The PCH connects to a **USB104** port block via **USB104**. The PCH connects to a **USB105** port block via **USB105**. The PCH connects to a **USB106** port block via **USB106**. The PCH connects to a **USB107** port block via **USB107**. The PCH connects to a **USB108** port block via **USB108**. The PCH connects to a **USB109** port block via **USB109**. The PCH connects to a **USB110** port block via **USB110**. The PCH connects to a **USB111** port block via **USB111**. The PCH connects to a **USB112** port block via **USB112**. The PCH connects to a **USB113** port block via **USB113**. The PCH connects to a **USB114** port block via **USB114**. The PCH connects to a **USB115</**

[illegible]



CFG5		CFG6		
ENABLE#		SLOT	SLOT	SLOT
X8	X4			
0	0	X8	X4	X4
0	1	X8	X8	X0
1	0	RSVD	RSVD	RSVD
1	1	X16	X0	X0










HDMI








DVI



DP to VGA













PCH CLK




PCH AUDIO





MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom	Document Description PCH-Clock/Audio	Rev 1.1
Date: Monday, August 31, 2020		Sheet 13 of 65





[23] WIFI_BTDIS# << WIFI_BTDIS#


PCB_ID
PCB_MCU_LED_RST#

2020/02/26 Remove GPP_B20 ,7C89 no use for p-code disable function


LED_RST# >> LED_RST# [57]


[22] PLN_EN <<

GPIO



	GPP_G21	GPP_G22	GPP_G11
H410M PRO	0	0	0
H410M-A PRO	0	0	1
H410M BOMBER	0	1	1
H410M PRO-VH	0	1	0





VSS



MICRO-STAR INT'L CO.,LTD

MS-7C89

Size	Document Description	Rev
Custom	PCH-GND	1.1
Date: Monday, August 31, 2020		Sheet 17 of 65

TOP Swap

GPP_B14

2020/02/26 Follow 7C82 remove

0 : DISABLE (Default)
1 : ENABLE

Internal Pull-down is disabled after PCH_PWROK is high.

No Reboot


GPP_B18

2020/02/26 Follow 7C82 remove

0 : DISABLE (Default)
1 : ENABLE

Internal Pull-down is disabled after PCH_PWROK is high.

TLS confidentiality



Internal Pull-down is disabled after RSMRST# de-assert.

Boot BIOS


GPP_B22

2020/02/26 Follow 7C82 remove

0 : SPI (Default)
1 : LPC


Internal Pull-down is disabled after PCH_PWROK is high.

LPC eSPI Mode




Internal Pull-down is disabled after RSMRST# de-assert.

DCI Enable




Flash Descriptor Security Override



0 : Enable security measures defined in the Flash Descriptor. (Default)
1 : DISABLE:Flash Descritior Decurity(Override).


Internal Pull-down is disabled after PCH_PWROK is high.

ESPI FLASH SHARING MODE




Internal Pull-down is disabled after RSMRST# de-assert.


Reserved




Reserved



Reserved



Reserved



MICRO-STAR INT'L CO.,LTD


MS-7C89

Size	Document Description	Rev
Custom	PCH-Strap	1.1
Date:	Monday, August 31, 2020/	Sheet 18 of 65

PCI Express X16 Slot

12V - 5.5A
VCC3 - 3A
3VSB- 375mA

SMBus ESD



[12,19,20,57] SMBCLK_VSB_R
[12,19,20,57] SMBDATA_VSB_R

[12,20,22,55] PCH_WAKE#

[13] CLKREQ#

[5] EXP_A_TXP_0

[5] EXP_A_TXN_0

[5] EXP_A_TXP_1

[5] EXP_A_TXN_1

[5] EXP_A_TXP_2

[5] EXP_A_TXN_2

[5] EXP_A_TXP_3

[5] EXP_A_TXN_3

[5] EXP_A_TXP_4

[5] EXP_A_TXN_4

[5] EXP_A_TXP_5

[5] EXP_A_TXN_5

[5] EXP_A_TXP_6

[5] EXP_A_TXN_6

[5] EXP_A_TXP_7

[5] EXP_A_TXN_7

[5] EXP_A_TXP_8

[5] EXP_A_TXN_8

[5] EXP_A_TXP_9

[5] EXP_A_TXN_9

[5] EXP_A_TXP_10

[5] EXP_A_TXN_10

[5] EXP_A_TXP_11

[5] EXP_A_TXN_11

[5] EXP_A_TXP_12

[5] EXP_A_TXN_12

[5] EXP_A_TXP_13


[5] EXP_A_TXN_13

[5] EXP_A_TXP_14

[5] EXP_A_TXN_14

[5] EXP_A_TXP_15


[5] EXP_A_TXN_15



2019.08.30 小孔接地

3VSB
C309 0.1u16X4

Remove 3VSB 10uF because dip cap near slot



SMBCLK_VSB_R [12,19,20,57]


SMBDATA_VSB_R [12,19,20,57]

VCC3
C305 0.1u16X4

EC12 560u6.3V

add 20190814 for +12V noise

PCIE X1







MICRO-STAR INT'L CO.,LTD



MS-7C89

Size	Document Description	Rev
Custom	M.2-SLOT2	1.1
Date:	Monday, August 31, 2020/	Sheet 20 of 65

SATA Connector




M2 1



BIOS MODE





GPP_H14	GPP_H13	GPP_H11	
BIOS_DIS_SW1	BIOS_SEL_PCIESATA1	Mode	SATA_PCIE_DET0
0	1	M2-SATA	1
0	0	M2-PCIE	0
GPI (1)	GPI (0)	AUTO	







MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom	Document Description M.2-SLOT1	Rev 1.
Date: Monday, August 31, 2020		Sheet 22 of 65




VBAT





MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom	Document Description VBAT Circuit	Rev 1.1
Date: Monday, August 31, 2020		Sheet 24 of 65




POWER ON STRAPPING PIN FOR NCT5887					
PIN	NAME	Circuit NAME	0	1	Strap Point
17	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	VCC3
18	DIS_HWACPI	DTRA#	HW ACPI enable	HW ACPI disable	3VA
20	MAF_SEL	SOUTA	MAF enable	MAF disable	3VA
45	Test mode	SIO_DEBUG	Pull down 100K	-	NA
PIN	NAME	Circuit NAME	VCC3	3VA	Strap Point
14	ESPI_EN	KBRST#	LPC (VCC3)	ESPI (3VA)	VCC3 3VA
FW SEL	DSW_EN default disable				




MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size Custom	Document Description	Rev 1.1
SIO-NCT5887-1		
Date: Monday, August 31, 2020	Sheet 25	of 65

HW Monitor - Voltage


SIO HM Voltage Over 2V will Not Detect




Thermal



DEBUG PORT




COM Port



Vinafix.com

```
TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```


1.Mode GPIO BIOS can swtich PWM/DC MODE



MS-7C89











Size Custom	Document Description CPU and PUMP FAN	Rev 1.1
Date: Monday, August 31, 2020		Sheet 27 of 65

VOLTAGE CONSOLE





ALC892




Follow PCH power well



MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size	Document Description	Rev
Custom	AUDIO-ALC1200-1	1.1
Date: Monday, August 31, 2020	Sheet 29 of 65	




De-POP circuit




MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size Custom	Document Description AUDIO-ALC1200-2	Rev 1.1
Date: Monday, August 31, 2020	Sheet 30 of 65	


INTEL LAN - I219



support WOL from Deep Sx:
Power source from 3VA (DSW power) & make sure MAX current is enough to support i218/i219.



LAN Connector




ESD Protect

UL1 & UL2 close to connector



For EMI







MICRO-STAR INT'L CO.,LTD

MS-7C89


Size Custom	Document Description INTEL I219	Rev 1.1
Date: Monday, August 31, 2020		Sheet 31 of 65

HDMI 1.4b


HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)




Vinafix.com



Hot Plug









For EMI



MICRO-STAR INT'L CO.,LTD			
MS-7C89			
Size	Document Description	Rev	
Custom	HDMI Connector	1.1	
Date:	Monday, August 31, 2020	Sheet	32 of 65

DVI




MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom	Document Description SYSI FAN	Rev 1.1
Date: Monday, August 31, 2020		Sheet 33 of 65


Note: If connect to eDP port,must confirm whether it support hot plug detection HPD and re-auxtraining




USB Port Power

Total:7.1A

Total:4.3A







Total:2.8A



Front USB2.0






USB2.0 Port9.10

2A



Vinafix.com

Front USB3.1 Gen1



MICRO-STAR INT'L CO.,LTD










MS-7C89

Size	Document Description	Rev
Custom	Front USB30	1.1
Date: Monday, August 31, 2020	Sheet 37 of 65	

Rear USB3.0

USB3.0 Port1.2
USB2.0 Port1.2

1.8A



MICRO-STAR INT'L CO.,LTD





MS-7C89

Size Custom	Document Description XXX	Rev 1.1
Date: Monday, August 31, 2020	Sheet 38 of 65	


Rear LAN USB2.0

1A

JUSB1 HUB 1 . 2






PS2 Connector



Vinafix.com

PS2 USB Connector


JUSB2 HUB 3.4



Rear USB2.0 HUB

Note: Please connect to USB Power Source.

Pin23
Gang input:1
Individual input:0




CRB is 680Rohm, change to 619R
For Meet USB Eye Diagramt Pass.
Note: USB2.0 Hub no need mapping OC# to PCH, Hub can report to PCH by Self.




MICRO-STAR INT'L CO.,LTD

MS-7C89


Size Custom	Document Description GL850	Rev 1.1
Date: Monday, August 31, 2020	Sheet 41 of 65	






MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size Custom	Document Description XXX	Rev 1.1
Date: Tuesday, August 25, 2020		Sheet 42 of 65


5VDIMM FOR DDR




3VDSW





SIO 3VA




5VDUAL




3VSB




Device	Pin	Signal	Pin	Signal	Pin	Signal
[12]	PCH_SPI_CS0#	PCH_SPI_CS0#	R360	0R/4	PCH_SPI_CLK_R	
[12]	PCH_SPI_CLK	PCH_SPI_CLK	R363	0R/4	PCH_SPI_MISO_R	
[12,18]	PCH_SPI_MISO	PCH_SPI_MISO	R368	0R/4	PCH_SPI_MOSI_R	
[12,18]	PCH_SPI_MOSI	PCH_SPI_MOSI	R355	0R/4	PCH_SPI_IO2_R	
[12,18]	PCH_SPI_IO2	PCH_SPI_IO2	R365	0R/4	PCH_SPI_IO3_R	
[12,18]	PCH_SPI_IO3	PCH_SPI_IO3	R361	0R/4		



	MICRO-STAR INT'L CO.,LTD		
	MS-7C89		
	Size Custom	Document Description BIOS ROM	Rev 1.1
	Date: Monday, August 31, 2020		Sheet 44 of 65

VCORE Iccmax 140A,TDC 132A, OCP182A.
VGT Iccmax 30A,TDC 28A, OCP39A.


[illegible]

```
SET1:Iccmax:140A, OCP:130%*Iccmax, DVID mV
SET5:Iccmax:30A, OCP:130%*Iccmax, DVID mV


SET1 V
SET2 V
SET3 V
SET4 V
SET5 V
```



MICRO-STAR INT'L CO.,LTD			
MS-7C89			
Size Custom	Document Description PWM Solution		Rev 1.1
Date: Monday, August 31, 2020		Sheet 45 of	85



MICRO-STAR INT'L CO.,LTD			
MS-7C89			
Size	Document Description		Rev
Custom	VCORE MOS-PHASE 1-2		1.1
Date: Monday, August 31, 2020		Sheet 46 of 65	



SA Power:1.05V,11.1A

Current limit: 13A~18A, TYP=15A

OCP real 16A

$$\begin{aligned} I_{rms1} &= I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))} \\ &= 11.1 * 0.2825 \\ &= 3.136A \end{aligned}$$

1.05V
I_{CC}:11.1A

$$\begin{aligned} V_{out} &= 0.6 * (1 + 1K/1.33K) \\ &= 1.051V \end{aligned}$$

SLP_S3# assertion to VCC, VCCGT, VCCIO and VCCSA rails completely off.



SLP_S3# assertion to VR disabled
max:1us

Vinafix.com


MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size Custom	Document Description CPU PWR-VCCSA	Rev 1.1
Date: Monday, August 31, 2020	Sheet 49 of 65	

VCCST PLL 1.0V; 0.45A
VCCSTG 1.0V; 0.2A

$$\begin{aligned}\text{Power Loss1} &= (I \cdot I) \cdot R_{ds(on)} \\ &= (0.45 \cdot 0.45) \cdot 0.022 \\ &= 0.02025 \cdot 0.022 \\ &= 4.455 \text{mW} \\ \text{Power Loss2} &= (I \cdot I) \cdot R_{ds(on)} \\ &= (0.2 \cdot 0.2) \cdot 0.022 \\ &= 0.04 \cdot 0.022 \\ &= 0.88 \text{mW}\end{aligned}$$



for S0ix



MICRO-STAR INT'L CO.,LTD

MS-7C89

Size	Document Description	Rev
Custom	CPU PWR-VCCST/PLL	1.1
Date:	Monday, August 31, 2020	Sheet 51 of 65

3.7A For CPU
0.225A For CPU(VCCSTPLL)
4.6A For 2DIMM
0.375A For DDR VTT

OCP = 12.5~16.6A; Choke Isat=32A

$$R_{limit} = L_{limit} * R_{ds} * 10 / 5\mu A$$





$$= 15.8 * 3.9 * 10 / 5 = 123.24K$$

$$0.4V \leq R_{limit} * 5\mu A \leq 3V$$

$$123.24 * 0.005 = 0.6162$$

D03-4503NOC-ST8

Current limit= $124K \cdot 5\mu A / 10 / 5.1mohm = 12.16A$
 Current limit= $124K \cdot 5\mu A / 10 / 3.9mohm = 15.9A$




1.2V
I_{cc}:8.77A
OCP: ?A

VPP2.5V Power:2.5V,3A
IC OCP:4.6

$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$
$$= 3 * 0.5$$
$$= 1.5A$$

OCP real 3.8A



PCH_1VSB Power:1V,9.208+0.65=9.858A

OCP = 11.66~15.55A



Iocp =Rocset* Iocset /Rdson(low)
=5.6K*10uA/3.9m
=14.36A

Iocp =Rocset* Iocset /Rdson(max)
=5.6K*10uA/5.1m
=10.98A

Rdson(Low Side) 5V
D03-4503N0C-ST8:3.9 ~5.1 mohm


Note: Rocset(min)=5K

EN_MODE Pin Voltage	IC Operate Mode
<0.4V	shut down
2.1~2.7V	DEM
4.3~5V	FCCM



$$\begin{aligned} V_{out} &= V_{ref} * (1 + R821/R822) \\ &= 0.8 * (1 + 1K/3.92K) \\ &= 0.8 * 1.2551 \\ &= 1.004V \end{aligned}$$

$$\begin{aligned} I_{min} &= ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out} / V_{in}) \\ &= 0.8335uH \quad (K = 30\%) \end{aligned}$$




MICRO-STAR INT'L CO.,LTD

MS-7C89


Size	Document Description	Rev
Custom	PCH POWER	1.1
Date:	Monday, August 31, 2020	Sheet 54 of 65

PWR-VRM-Sequence






for 5VDIMM and 5VDUAL

for S0ix




for wake




Vinafix.com



ATX POWER CONNECTOR



FRONT PANNEL



**Front Panel
LED**




MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom	Document Description ATX Connector/F_Panel	Rev 1.1
Date: Monday, August 31, 2020		Sheet 56 of 65

LED MCU

If you use ADC function, need to separate VREF from AVDD and 4_09VREF stuff for VREF.



PWM3 for Others
According to demand configuration




PIN1 for JPIPE LED1-3 and JRAINBOW1
PIN46 for JCORSAIR1
PIN44 for JRAINBOW2

COM1~8 for PWM3
According to demand configuration.
Can configuration COM1~8,
To achieve 8 group Non-synchronized
onboard LED control.

COM9~12 for PWM2
According to demand configuration.
If SPEC. don't have JRGB2,
Can configuration COM9~12,
To achieve 4 group Non-synchronized
onboard LED control.

PS. COM1 is the first action block,
next is COM2, and so on.

Pin15,16 can configure to master
smbus if spec requirement.



IF no JPWRLED1 & JPIPE_LED spec





MCU can powered by 5VDUAL directly.
LED_VCC5 replace with 5VDUAL.

JT1 for FW update





MICRO-STAR INT'L CO.,LTD			
MS-7C89			
Size	Document Description		Rev
Custom	MCU Control		1.1
Date: Monday, August 31, 2020		Sheet	57 of 65

JRGB1




JRAINBOW1 LED



MICRO-STAR INT'L CO.,LTD			
MS-7C89			
Size Custom	Document Description JRGB and JRAINBOW1 LED		Rev 1.1
Date: Monday, August 31, 2020		Sheet 58 of 65	

EZ Debug LED



Vinafix.com




MICRO-STAR INT'L CO.,LTD

MS-7C89


Size Custom	Document Description EZ Debug LED	Rev 1.1
Date: Monday, August 31, 2020	Sheet 59 of 65	




7C89-1.2
PK0-07C8912-G37
PK0-07C8912-E48




Heat Sink



Simulation



Optical Fiducial Marks-120



Mounting Holes

